Position: Index > Filter Circuit >

F_V_converter_with_sample_hold_and_active_filter

2017-02-27 23:44  
Declaration:We aim to transmit more information by carrying articles . We will delete it soon, if we are involved in the problems of article content ,copyright or other problems.


F_V_converter_with_sample_hold_and_active_filter
Fig, 12-20 This circuit uses both a sample/hold and an active filter to minimize the ripple/response tradeoff. With the values shown, ripple (at V6) is about 1 mVp-p. Response or settling time to a step change of input frequency is about 60 ms. Linearity is better than 0.1% from 10 kHz down to 500 Hz, but becomes increasingly nonlinear below 500 Hz. To trim, apply 1 kHz and set the offset adjust for 1-V output. Then, apply 10 kHz and set the gain adjust for 10-V Output. National Semiconductor. Linear Applications Handbook 1991,p 1253.