Position: Index > Lock Circuit >

Quartz_stabilized_V_F_converter_external_clock

2017-01-07 17:04  
Declaration:We aim to transmit more information by carrying articles . We will delete it soon, if we are involved in the problems of article content ,copyright or other problems.


Quartz_stabilized_V_F_converter_external_clock
Fig. 12-6 This circuit requires an external4-kHz clock, but it provides very high linearity (typically 0.025%, limited by the 6012 DAC). Range is 1 Hz to 30 MHz, with a typical full-scale drift of 50 ppm/℃, and a zero-point error of about 0.3μV/℃. The circuit is trimmed at the 30-MHz end with the 5000-0 feedback resistor of A1A. Linear Technology linear Applications Handbook, 1990 p AN13-11.