Position: Index > Unclassified >

Double-ended limit detector

2017-09-05 12:40  
Declaration:We aim to transmit more information by carrying articles . We will delete it soon, if we are involved in the problems of article content ,copyright or other problems.

Detector uses three sections of an L144 and a CMOS NAND gate to make a very low power voltage monitor. The 1 MO resistors Rl, R2, R3, and R4 translate the bipolar ?±10 V swing of the op amps to a 0 to 10 V swing acceptable to the ground-referenced CMOS logic
Double-ended limit detector

The total power dissipation is 290 ?μW while in limit and 330 /xW while out of limit.

Reprinted Url Of This Article: