Position: Index > Unclassified >

Edge-Triggered D Flip-Flop

2017-12-21 23:14  
Declaration:We aim to transmit more information by carrying articles . We will delete it soon, if we are involved in the problems of article content ,copyright or other problems.
Edge-Triggered D Flip-Flop

Java-Runtime is required for Circuit Simulation.

Download Java for Windows

Download Java for Linux

Download Java for Other OS

Start Simulation

Circuit Description:

This circuit is aedge-triggered D flip-flop. It functions the same as amaster-slave flip-flop(except that it is positive-edge triggered), but uses fewer gates in its design.

The circuit consists of 3set-reset latches. The latch on the right controls the output. When the D input (at lower left) is high, the lower-left latch is set whenever the clock is low. This triggers the set input of the upper-left latch, which sets the output latch whenever the clock is high. When the D input is low, the lower-left latch is reset, causing the output latch to be reset whenever the clock is high.

The result is that output can only change state when the clock makes a transition from low to high.

Credits:Mr. Paul Falstad.

Reprinted Url Of This Article: