Position: Index > Unclassified >

Frequency comparator II

2017-09-02 04:35  
Declaration:We aim to transmit more information by carrying articles . We will delete it soon, if we are involved in the problems of article content ,copyright or other problems.


The circuit provides unambiguous LED or - bar readout with steps of 0.1%. The reference frequency is multiplied by the PLLIC1 and divider IC9 to output 64 ? F (ref) and this is then gated by dividing F (measure) by 32 in IC8 thus is F (ref) = (measure) then IC2 counts 1024 pulses. Should the count be more than 1031 than the latch IC4c/IC4a is set to indicate count too high (F (measure) F (ref)) and if the count is less than 1017 then IC3/IC4b indicate count too low (F (measure) F (ref).
Frequency comparator II

These signals are latched by IC5 at the end of each period by the latch signal from IC6e. When the two frequencies are within or - 0.6% the LSB's of the counter IC2 are decoded and latched by IC7 and displayed on LED's IC6c resets the counter after latching the data.



Reprinted Url Of This Article:
http://www.next.gr/other-circuits/switch-circuits/frequency-comparator-ii-l11925.html