Position: Index > Unclassified >

Master-Slave Flip-Flop

2017-12-22 06:22  
Declaration:We aim to transmit more information by carrying articles . We will delete it soon, if we are involved in the problems of article content ,copyright or other problems.
Master-Slave Flip-Flop

Java-Runtime is required for Circuit Simulation.

Download Java for Windows

Download Java for Linux

Download Java for Other OS

Start Simulation

Circuit Description:

This circuit is amaster-slave D flip-flop. A D flip flop takes only a single input, the D (data) input. The master-slave configuration has the advantage of being edge-triggered, making it easier to use in larger circuits, since the inputs to a flip-flop often depend on the state of its output.

The circuit consists of two D flip-flops connected together. When the clock is high, the D input is stored in the first latch, but the second latch cannot change state. When the clock is low, the first latch's output is stored in the second latch, but the first latch cannot change state.

The result is that output can only change state when the clock makes a transition from high to low.

Credits:Mr. Paul Falstad.

Reprinted Url Of This Article: