Position: Index > Unclassified >

S/R Flip-Flop

2017-08-22 07:04  
Declaration:We aim to transmit more information by carrying articles . We will delete it soon, if we are involved in the problems of article content ,copyright or other problems.

This circuit combines the characteristics of an asynchronous S/R flip-flop and an edge-triggered JK flip-flop. It changes sta
S/R Flip-Flop

te on the leading edges of its inputs, and ignores the levels at all other times. In operation, outputs of both D flip-flops are normally high, going low for brief periods after seeing an edge at their respective clock inputs.

Reprinted Url Of This Article: