Position: Index > Unclassified >

Sample and Hold with Standby CD4053

2018-01-18 13:36  
Declaration:We aim to transmit more information by carrying articles . We will delete it soon, if we are involved in the problems of article content ,copyright or other problems.

A, B, and C are the Digital Control for x, y and z input and output pairs.The voltage at Vinx is stored in C1 when A goes high, when A is low the voltage stored in C1 is read by buffer U2A.

Sample and Hold with Standby CD4053


The stby or standby input should be low when sample and hold is operating. If stby is taken high then C1 Cap is isolated and leakage is minimum. The supply of /- 7.5V is chosen as OFF resistance of 4053 is high at this supply.


Reprinted Url Of This Article:
http://www.electronics-circuits.com/tech/2005/01/sample-and-hold-with-standby-cd4053/